SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The PUMD3/ZLX is a dual pre-biased NPN/PNP transistor array manufactured by Nexperia USA Inc. It integrates one NPN and one PNP transistor with internal base resistors, housed in a compact 6-TSSOP surface-mount package. The device supports a maximum collector-emitter voltage of 50V and a continuous collector current of 100mA per transistor. Internal base and emitter resistances are typically 10 kΩ each. The unit offers a DC current gain (hFE) of at least 30 at 5mA/5V and a maximum power dissipation of 300mW. It operates within a temperature range of -55°C to +150°C and complies with RoHS3 standards.
Verify the exact suffix against official Nexperia documentation to confirm pinout compatibility and specific manufacturing lot details. Ensure the ordering part number matches the required tape-and-reel or cut-tape packaging format for your assembly line. Cross-reference the datasheet revision date to confirm the electrical parameters align with your design specifications before finalizing procurement orders.
Select this component when a complementary NPN/PNP pair is needed in a minimal footprint. The 10kΩ internal resistors suit standard logic interfaces. Verify that the 50V rating and 100mA current capacity meet the load requirements. Consider the 6-TSSOP package dimensions for PCB layout constraints. Confirm thermal management capabilities for the intended ambient temperature conditions.
The PUMD3 series represents a family of dual pre-biased transistors designed for efficient signal processing and switching. The ZLX suffix denotes a specific packaging or variant configuration within the broader PUMD3 product line. This component falls under Nexperia's digital transistor portfolio, emphasizing integration and reduced bill-of-materials complexity for modern electronic designs.
Publicly confirmed substitute part numbers for PUMD3/ZLX were not found in the provided source material. Engineers should consult official Nexperia replacement guides or equivalent industry-standard dual pre-biased transistor arrays for direct pin-compatible alternatives.