SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The Nexperia PUMD3,165 is a digital transistor array housed in a SOT-363 (SC-88) surface-mount package. It integrates one NPN and one PNP pre-biased transistor within a single compact component. Key electrical specifications include a maximum collector-emitter voltage (VCEO) of 50 V and a continuous collector current (Ic) of 100 mA. The device features typical base resistors of 10 kOhms for both polarities. It operates within a temperature range of -65°C to +150°C and has a maximum power dissipation of 300 mW.
Verify the specific suffix against official Nexperia documentation to confirm exact resistor values and tolerance grades. Ensure the ordering part number matches the required configuration for your design. Cross-reference datasheet revisions to confirm compliance with current environmental standards such as RoHS before finalizing procurement orders.
Select this component when a compact solution for simultaneous NPN and PNP switching is required. Verify that the 50 V voltage rating and 100 mA current capacity meet the circuit demands. Confirm that the 10 kOhm internal base resistance aligns with the driving source impedance and desired switching speed requirements.
This part belongs to the Nexperia PUMD3 series of dual digital transistors. The series offers various configurations with different resistor ratios and values. The PUMD3 variant specifically provides matched NPN and PNP units with identical base resistance characteristics, simplifying symmetric circuit designs compared to mixed-type arrays.
Publicly confirmed substitute part numbers are not available in the provided data. Consult Nexperia's official replacement guides or distributor cross-reference tools for verified equivalents. Ensure any alternative maintains the same pinout, voltage ratings, and thermal characteristics.