SI5020-B-GMR

SI5020-B-GMR

  • Description:IC CLK DATA REC SONET/SDH 20-QFN
  • Series:SiPHY™, DSPLL®

SKU:d6be9ba829af Category: Brand:

ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

Product Detailed Parameters

  • Description:IC CLK DATA REC SONET/SDH 20-QFN
  • Series:SiPHY™, DSPLL®
  • PLL:Yes
  • Mfr:Skyworks Solutions Inc.
  • Main Purpose:Ethernet, SONET/SDH, ATM applications
  • Input:Clock
  • Output:CML
  • Number of Circuits:1
  • Ratio - Input:Output:1:02
  • Differential - Input:Output:Yes/Yes
  • Frequency - Max:2.7GHz
  • Voltage - Supply:2.375V ~ 2.625V
  • Operating Temperature:-40°C ~ 85°C
  • Mounting Type:Surface Mount
  • Package / Case:20-VFQFN Exposed Pad
  • Supplier Device Package:20-QFN (4x4)

Download product information

SI5020-B-GMR

Overview

The Si5020-B-GMR is a fully integrated low-power Clock and Data Recovery (CDR) IC designed for high-speed serial communication systems. It extracts timing information from OC-48/12/3, STM-16/4/1, Gigabit Ethernet, or 2.7 Gbps FEC data streams using DSPLL technology to eliminate external loop filter components. The device operates on a single 2.5 V supply across an industrial temperature range of –40 °C to +85 °C. Key electrical parameters include a typical power dissipation of 270 mW at OC-48, a jitter generation of 2.9 mUI rms, and a maximum output clock rate of 2.7 GHz.

Feature Summary

  • DSPLL™ Technology: Eliminates external PLL loop filter components by using digital signal processing, reducing noise susceptibility and ensuring optimal jitter performance.
  • Multi-Rate Support: Supports OC-48/12/3, STM-16/4/1, Gigabit Ethernet, and 2.7 Gbps FEC rates via configurable RATESEL pins.
  • Low Power Consumption: Typical power dissipation is 270 mW at OC-48 and 320 mW at OC-48 with FEC.
  • Compliance: Exceeds SONET/SDH jitter specifications per Bellcore GR-253-CORE and ITU-T G.958.

Applications

  • SONET/SDH routers
  • Add/drop multiplexers
  • Digital cross connects
  • Gigabit Ethernet interfaces
  • SONET/SDH test equipment
  • Optical transceiver modules

Procurement Notes

Verify the package marking and die revision against the ordering guide. Confirm that the application circuit includes the required 10 kΩ bias resistor on the REXT pin and proper AC coupling capacitors for differential inputs and outputs. Ensure the PWRDN/CAL pin is managed correctly to initiate self-calibration upon power-up.

Selection Notes

Select this component for applications requiring low jitter CDR in SONET/SDH or Gigabit Ethernet environments. Ensure the system reference clock frequency falls within the supported range (19.44 MHz to 168.75 MHz). Verify that the 2.5 V supply voltage exceeds 2.25 V during calibration to ensure proper DSPLL self-calibration.

Part Context

The Si5020 is part of the SiPHY multi-rate SONET/SDH CDR family. It shares functional similarities with other devices like the Si5018 and Si5010, which also utilize DSPLL technology. The specific model Si5020-BM denotes the 20-pin MLP package with an industrial temperature range.

Replacement Considerations

Public confirmed substitute part numbers are not available in the provided documentation. Consider checking for newer revisions within the Si5020 series or consulting manufacturer guidelines for legacy replacements.

SI5020-B-GMRSI5020-B-GMR

Click on the inquiry