SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The Skyworks SI53115-A01AGM is a 15-output, low-power HCSL differential clock buffer designed for PCIe Gen 1/2/3/4 and Intel QPI applications. It operates at 100 MHz or 133 MHz with a 3.3 V core supply (3.135–3.465 V) and a separate 1.05–3.3 V I/O supply. The device features a PLL with selectable bandwidths (0.7–4 MHz), achieving 50 ps output-to-output skew and 50 ps cyc-cyc jitter in PLL mode. It supports spread spectrum toleration and individual output enablement via SMBus.
Verify the specific ordering suffix against the manufacturer's current documentation to confirm package type and tape/reel specifications. Confirm RoHS compliance status as required by project standards. Check for any recent product change notifications that may affect pinout or electrical characteristics before finalizing procurement.
Select this component when distributing reference clocks for high-speed serial interfaces requiring low phase jitter. Ensure the design accommodates the separate VDD_IO supply range of 1.05 V to 3.3 V. Verify that the system can support the required SMBus communication for configuration and that the 64-pin QFN package fits the PCB layout constraints.
The SI53115 belongs to the Si531xx family of clock buffers from Skyworks Solutions. It is specifically optimized for server and data center environments where multiple high-speed peripherals require synchronized, low-jitter clock signals. The device integrates a voltage-controlled oscillator (VCO) tailored for 100 MHz and 133 MHz frequencies.
Consult the official Skyworks replacement guide for verified cross-references. Ensure any substitute part maintains compatibility with the 15-output requirement and PCIe Gen 4 jitter specifications.