Clock Generators, PLLs, Frequency Synthesizers SI5345B-B05791-GM product image

SI5345B-B05791-GM

  • Description:IC CLK MULTIPLIER ATTENUATOR
  • Series:*

SKU:ea1d333dc85d Category: Brand:

ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

SI5345B-B05791-GM is listed in the Clock Generators, PLLs, Frequency Synthesizers range at ChipApex. The manufacturer field lists Skyworks Solutions Inc.. Its product description is IC CLK MULTIPLIER ATTENUATOR. Review the specifications below when checking this part for your BOM.

Clock Generators, PLLs, Frequency Synthesizers specifications for SI5345B-B05791-GM

  • Description:IC CLK MULTIPLIER ATTENUATOR
  • Series:*
  • Package:Tray
  • Mfr:Skyworks Solutions Inc.

Clock Generators, PLLs, Frequency Synthesizers datasheet and documents for SI5345B-B05791-GM

SI5345B-B05791-GM

Clock Generators, PLLs, Frequency Synthesizers Overview

The Skyworks SI5345B-B05791-GM is a 10-output jitter attenuator and clock multiplier utilizing fourth-generation DSPLL and MultiSynth technologies. It supports any-frequency generation with an ultra-low jitter of 90 fs rms. The device features four inputs (differential: 8 kHz–750 MHz; LVCMOS: 8 kHz–250 MHz) and ten outputs (differential: 100 Hz–350 MHz; LVCMOS: 100 Hz–250 MHz). It operates on a core voltage of 1.8 V ±5% and output supplies of 3.3 V, 2.5 V, or 1.8 V. The component is housed in a 64-QFN package and functions within a temperature range of –40 to +85 °C.

Clock Generators, PLLs, Frequency Synthesizers Feature Summary

  • Generates any combination of output frequencies from any input frequency using integer and fractional synthesis.
  • Supports hitless input clock switching between fractionally related clocks and glitchless on-the-fly frequency changes.
  • Includes in-circuit programmable non-volatile memory for known power-up configuration and status monitoring flags.

Clock Generators, PLLs, Frequency Synthesizers Applications

  • OTN muxponders and transponders
  • 10/40/100 G networking line cards
  • GbE/10 GbE/100 GbE Synchronous Ethernet (ITU-T G.8262)
  • Carrier Ethernet switches
  • SONET/SDH line cards

Clock Generators, PLLs, Frequency Synthesizers Procurement Notes

Verify the specific ordering suffix against the manufacturer's current documentation to confirm factory preprogramming details. Confirm package availability and lead times through authorized distributors. Ensure compliance with RoHS-6 standards and check for moisture sensitivity level requirements during storage and handling.

Clock Generators, PLLs, Frequency Synthesizers Selection Notes

Select this model when low jitter performance and flexible output configurations are required. Verify that the differential output frequency range up to 350 MHz meets system needs. Consider the integrated loop filter and digital programmability for simplified design compared to discrete solutions.

Clock Generators, PLLs, Frequency Synthesizers Part Context

This part belongs to the Si5345 family, which includes variants like the Si5345A and Si5345C offering different frequency ranges and synthesis modes. The Si5345B specifically targets applications requiring up to 350 MHz differential outputs. It shares the same 64-QFN footprint and functional architecture as other family members.

Clock Generators, PLLs, Frequency Synthesizers Replacement Considerations

Public confirmed substitute part numbers include SI5345B-D-GM.

Clock Generators, PLLs, Frequency Synthesizers FAQ

What is the maximum differential output frequency supported by the Si5345B?

The Si5345B supports a maximum differential output frequency of 350 MHz.

Does the device support locking to gapped input clocks?

Yes, the DSPLL supports locking to gapped input clocks, provided they meet minimum frequency and missing cycle specifications.

How is the loop bandwidth controlled?

The loop bandwidth is digitally programmable via registers, allowing settings between 0.1 Hz and 4 kHz for jitter attenuation optimization.

SI5345B-B05791-GMSI5345B-B05791-GM

Click on the inquiry