SN65LVDS116DGG

SN65LVDS116DGG

$10.58
  • Description:IC MULTIPLEXER 1CH 64TSSOP
  • Series:-

SKU:a9a61977019c Category: Brand:

  
  • Quantity
    • -
    • +
  •    
ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

Product Detailed Parameters

  • Description:IC MULTIPLEXER 1CH 64TSSOP
  • Series:-
  • Mfr:Texas Instruments
  • Package:Bulk,Tube
  • Type:Buffer, Multiplexer
  • Applications:-
  • Input:LVDS
  • Output:LVDS
  • Data Rate (Max):400Mbps
  • Number of Channels:1 x 1:16
  • Delay Time:3.1ns
  • Signal Conditioning:-
  • Voltage - Supply:3V ~ 3.6V
  • Current - Supply:84mA
  • Operating Temperature:-40°C ~ 85°C
  • Mounting Type:Surface Mount
  • Package / Case:64-TFSOP (0.240", 6.10mm Width)
  • Supplier Device Package:64-TSSOP
  • Capacitance - Input:5 pF
  • Grade:-
  • Qualification:-

Download product information

SN65LVDS116DGG

Overview

The SN65LVDS116DGG is a 1:16 LVDS clock fanout buffer manufactured by Texas Instruments. It operates within a supply voltage range of 3 V to 3.6 V and supports a maximum input frequency of 400 MHz. The device features a maximum propagation delay of 4.7 ns and includes 16 differential outputs. It functions in an industrial temperature range from -40°C to +85°C. The component is housed in a 64-pin TSSOP package designed for surface mount installation.

Feature Summary

  • Provides one-to-sixteen clock signal distribution capability
  • Supports high-speed differential signaling compliant with LVDS standards
  • Operates reliably across extended industrial temperature conditions

Applications

  • Clock distribution networks in digital systems
  • High-speed data transmission interfaces requiring low skew
  • Telecommunications equipment timing circuits

Procurement Notes

Verify the specific ordering suffix to confirm package type and moisture sensitivity level. Ensure compatibility with existing PCB footprints for the 64-TSSOP configuration. Confirm RoHS compliance status through official manufacturer documentation before integration into regulated assemblies.

Selection Notes

Select this component when a single clock source must drive multiple LVDS receivers with minimal skew. Consider the 400 MHz maximum frequency limit against system requirements. Evaluate the 64-pin package constraints relative to available board space and thermal management capabilities.

Part Context

This part belongs to the SN65LVDS116 series of LVDS clock buffers. It serves as a critical interface element for synchronizing high-speed digital components. The DGG suffix specifically denotes the 64-pin Thin Shrink Small Outline Package variant used in dense circuit designs.

Replacement Considerations

Check for SN65LVDS116DGGR as a reel-packaged alternative within the same family. Verify electrical pinouts and specifications match exactly before substituting any other clock buffer models.

SN65LVDS116DGGSN65LVDS116DGG
$10.58
Buy Now