SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The SY89873LMG-TR is a 3.3V low-skew, low-jitter clock divider and fanout buffer featuring Precision Edge LVDS outputs. It accepts any high-speed differential input (AC- or DC-coupled CML, LVPECL, HSTL, or LVDS) and divides the frequency by programmable ratios of 2, 4, 8, or 16. The device includes two output banks: Bank A provides an undivided pass-through copy of the input clock, while Bank B provides the divided output. Key performance metrics include a maximum output toggle frequency exceeding 2.0GHz, a maximum input frequency greater than 3.0GHz, propagation delay under 800ps, and within-device skew less than 15ps.
Verify that the ordering suffix 'TR' corresponds to the tape and reel packaging variant as specified in the datasheet. Confirm the package type is QFN-16 and check lead finish specifications if required for assembly processes. Ensure compatibility with the industrial temperature range of –40°C to +85°C.
Select this component when a 3.3V supply is required with LVDS outputs. For 2.5V applications, consider the SY89872U. If LVPECL outputs are needed instead of LVDS, the SY89871U is the appropriate alternative. This part is suitable for systems requiring precise matching between undivided and divided clock paths.
The SY89873L belongs to Micrel’s Precision Edge timing and distribution family. It is designed to provide frequency-locked, lower-speed auxiliary clocks from high-speed inputs. The device integrates internal termination for the differential input buffer, simplifying interface designs for various logic standards.
For 2.5V LVDS applications, use SY89872U. For LVPECL output requirements, use SY89871U.