SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The TLV320AIC25IPFB is a low-power, highly integrated stereo voice band CODEC manufactured by Texas Instruments. It features two 16-bit oversampling sigma-delta analog-to-digital converters and two digital-to-analog converters. The device supports programmable sampling rates up to 26 ksps with filters enabled or 104 ksps when bypassed. It operates on a 2.7-V to 3.6-V analog supply and a 1.65-V to 1.95-V digital core supply. Key specifications include an ADC signal-to-noise ratio of 84 dB and a DAC signal-to-noise ratio of 92 dB over a 13-kHz bandwidth. The component is housed in a 48-pin Thin Quad Flatpack (TQFP) package.
Verify the specific ordering suffix against official documentation to confirm temperature range and package variant. Ensure compatibility with system voltage requirements, specifically the separate analog and digital supply rails. Confirm that the 48-TQFP footprint matches the design layout. Check for RoHS compliance status if required by regulatory standards.
Select this component for applications requiring low power consumption and high integration in voice-band processing. Consider the available digital filter options and programmable gain settings for signal conditioning needs. Evaluate the SMARTDM interface compatibility with the host processor. Verify that the operating temperature range meets the environmental conditions of the target application.
This part belongs to the TLV320AIC2x family of low-power stereo voice band CODECs from Texas Instruments. The family includes variants such as the TLV320AIC20, AIC21, AIC24, and their industrial temperature counterparts. These devices share common architectural features but differ in specific performance characteristics and operating temperature ranges.
Compatible substitutes within the same family include the TLV320AIC20, TLV320AIC21, and TLV320AIC24. Industrial grade versions are designated with an 'I' suffix, such as TLV320AIC25IPFB. Verify pinout and electrical specifications before substitution.
The device supports a maximum master clock frequency of 100 MHz.
The maximum sampling rate is 26 ksps when the IIR/FIR filters are enabled, and increases to 104 ksps when the filters are bypassed.
The codec supports the SMARTDM serial port for data transfer and a 2-wire host port interface compatible with I2C or S2C protocols for control.