Digital Signal Processor Dsp TMS320C5535AZAYA10 product image

TMS320C5535AZAYA10

$5.94
  • Description:IC DSP FIXED-POINT 144BGA
  • Series:TMS320C55x

SKU:db69f9a1c618 Category: Brand:

  
  • Quantity
    • -
    • +
  •    
ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

TMS320C5535AZAYA10 is listed in the Digital Signal Processor Dsp range at ChipApex. The manufacturer field lists Texas Instruments. Its product description is IC DSP FIXED-POINT 144BGA. Review the specifications below when checking this part for your BOM.

Digital Signal Processor Dsp specifications for TMS320C5535AZAYA10

  • Description:IC DSP FIXED-POINT 144BGA
  • Series:TMS320C55x
  • Mfr:Texas Instruments
  • Package:Tray
  • Type:Fixed Point
  • Interface:I2C, I2S, LCD, MMC/SD, SPI, UART, USB
  • Clock Rate:100MHz
  • Non-Volatile Memory:ROM (128kB)
  • On-Chip RAM:320kB
  • Voltage - I/O:1.8V, 2.5V, 2.75V, 3.3V
  • Voltage - Core:1.30V
  • Operating Temperature:-40°C ~ 85°C (TC)
  • Mounting Type:Surface Mount
  • Package / Case:144-LFBGA
  • Supplier Device Package:144-NFBGA (12x12)
  • Grade:-
  • Qualification:-

Digital Signal Processor Dsp datasheet and documents for TMS320C5535AZAYA10

TMS320C5535AZAYA10

Digital Signal Processor Dsp Overview

The TMS320C5535AZAYA10 is a fixed-point digital signal processor from the C5000 family, operating at a maximum clock frequency of 100 MHz with a 10-ns instruction cycle time. It utilizes a 1.3-V core voltage and features 320 KB of zero-wait-state on-chip memory, comprising 64 KB of dual-access RAM (DARAM), 256 KB of single-access RAM (SARAM), and 128 KB of ROM. The device integrates four DMA controllers with 16 channels, an FFT hardware accelerator, and a USB 2.0 high-speed PHY. Peripheral interfaces include four I2S modules, two SD/eMMC controllers, SPI, I2C, UART, and a 10-bit SAR ADC.

Digital Signal Processor Dsp Feature Summary

  • High-performance C55x DSP core executing up to two instructions per cycle with dual MAC units.
  • Integrated tightly coupled FFT hardware accelerator supporting 8- to 1024-point transforms.
  • USB 2.0 device interface with integrated high-speed physical layer (PHY).
  • Four isolated power supply domains for analog, RTC, CPU, peripherals, and USB.

Digital Signal Processor Dsp Applications

  • Wireless audio devices such as headsets, microphones, and speakerphones
  • Echo cancellation headphones
  • Portable medical devices
  • Voice applications
  • Industrial controls

Digital Signal Processor Dsp Procurement Notes

Verify that the ordering suffix matches the required package type and temperature range. Confirm that the specific variant includes all necessary peripherals, such as the USB PHY and SAR ADC, which are not present in lower-tier models within the same series.

Digital Signal Processor Dsp Selection Notes

Select this model when 100-MHz performance and full peripheral sets including USB and FFT acceleration are required. Ensure the design supports the 1.3-V core voltage and provides separate power domains for analog and USB sections to maintain isolation.

Digital Signal Processor Dsp Part Context

This component belongs to the TMS320C553x series, which shares the C55x CPU architecture but varies in memory size and peripheral availability. The 'A' suffix indicates industrial temperature range capability, while the 'Y' suffix denotes the BGA package configuration.

Digital Signal Processor Dsp Replacement Considerations

TMS320C5535AZHHA10: Same functional specifications but uses the ZHH package suffix instead of YAY.

Digital Signal Processor Dsp FAQ

Does the TMS320C5535 support external memory expansion?

No, the TMS320C5535 does not have an external memory interface (EMIF) and relies solely on its internal DARAM, SARAM, and ROM.

What is the maximum point size supported by the FFT accelerator?

The tightly coupled FFT hardware accelerator supports real and complex-valued FFTs ranging from 8 to 1024 points.

Can the DSP_LDO be disabled for low-power operation?

Yes, the programmer can shut down the internal DSP_LDO to cut power to the DSP core while maintaining power to the RTC via an external source.

TMS320C5535AZAYA10TMS320C5535AZAYA10
$5.94
Buy Now