UDA1352TS/N3,118

UDA1352TS/N3,118

  • Description:IC DAC/AUDIO 20BIT 48K 28SSOP
  • Series:-

SKU:3f0b83cb4dda Category: Brand:

ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

Product Detailed Parameters

  • Description:IC DAC/AUDIO 20BIT 48K 28SSOP
  • Series:-
  • Mfr:NXP USA Inc.
  • Package:Tape & Reel (TR)
  • Type:DAC, Audio
  • Number of Channels:3
  • Resolution (Bits):20 b
  • Sampling Rate (Per Second):48k
  • Data Interface:I2C
  • Voltage Supply Source:Analog and Digital
  • Voltage - Supply:2.7V ~ 3.6V
  • Operating Temperature:-40°C ~ 85°C
  • Mounting Type:Surface Mount
  • Package / Case:28-SSOP (0.209", 5.30mm Width)
  • Supplier Device Package:28-SSOP
  • Grade:-
  • Qualification:-

Download product information

UDA1352TS/N3,118

Overview

The UDA1352TS is a single-chip IEC 60958 audio decoder with an integrated stereo DAC employing bitstream conversion techniques. It operates on a 2.7 V to 3.6 V supply and supports sampling frequencies from 28 kHz up to 55 kHz, specifically targeting 32.0, 44.1, and 48.0 kHz standards. The device features a 20-bit data path in the interpolator and includes an on-chip PLL for clock regeneration. Key electrical parameters at 3.0 V include a signal-to-noise ratio of 95 dB (min) to 100 dB (typ), channel separation of 110 dB, and an RMS output voltage of 850 mV to 950 mV. It utilizes a Filter Stream DAC (FSDAC) that eliminates the need for analog post-filtering.

Feature Summary

  • IEC 60958 input with on-chip amplifier converting SPDIF signals to CMOS levels
  • Integrated digital filter, interpolating filter (fs to 64fs), and fifth-order noise shaper
  • Independent left/right volume control with 0.25 dB steps from 0 to -50 dB
  • Control via static pins, L3-bus, or I2C-bus interface
  • Automatic de-emphasis for 32.0, 44.1, and 48.0 kHz sample frequencies

Applications

  • Digital audio systems
  • Consumer electronics requiring SPDIF input decoding
  • Embedded audio processing units

Procurement Notes

Verify package integrity upon receipt; the component is supplied in an SSOP28 plastic shrink small outline package (SOT341-1). Confirm pin alignment matches the 28-lead configuration described in the datasheet. Ensure storage conditions adhere to standard semiconductor handling practices to prevent moisture damage prior to soldering.

Selection Notes

Select this model when a compact SSOP28 footprint is required for IEC 60958 decoding. Note that the UDA1352HL is the full-featured alternative available in an LQFP48 package. This specific part number lacks certain advanced features found in the HL variant, so verify if bass/treble control and soft mute via bus are necessary for the design.

Part Context

The UDA1352TS is part of NXP's audio decoder portfolio, serving as a specialized solution for integrating SPDIF inputs into stereo DAC chains. It is distinct from general-purpose audio codecs by focusing exclusively on the IEC 60958 digital input to analog output conversion path without additional microphone or line-in analog inputs.

Replacement Considerations

The UDA1352HL is the functional equivalent in an LQFP48 package. Direct pin-to-pin replacement is not possible due to the different package types (SSOP28 vs LQFP48); PCB redesign would be required.

UDA1352TS/N3,118UDA1352TS/N3,118

Click on the inquiry