SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The Z86230 is a stand-alone integrated circuit designed to process Extended Data Services (XDS) located in Field 2 of the Vertical Blanking Interval (VBI). It conforms to EIA-608A and EIA-744A specifications. The device extracts XDS data from composite video inputs and provides a selectable Program Blocking (PB) signal or recovered XDS data packets via an I2C serial interface. It supports both NTSC and PAL video standards, operates on a 12-MHz internal VCO, and functions within a power supply range of 4.75 V to 5.25 V. The component is available in 18-pin DIP and SOIC packages.
Verify that the specific ordering suffix matches the required package type, as the Z86230 is available in both 18-pin DIP and SOIC configurations. Confirm the I2C address selection pin state aligns with system design requirements before integration. Ensure external components such as the reference resistor and loop filter capacitors meet the specified tolerances for proper operation.
Select this component when a dedicated hardware solution for NTSC or PAL XDS decoding is required without complex microcontroller overhead. Consider the availability of preprogrammed XDS filter parameters and the ability to output raw or filtered data through the serial port. Evaluate the need for dual slave address support if multiple devices share the same I2C bus in the target application.
The Z86230 belongs to ZiLOG's family of video ICs specifically engineered for television decoder circuits. It serves as a specialized processor for vertical blanking interval data, distinct from general-purpose microcontrollers like the Z8 series. Its primary role is to handle compliance with television transmission standards regarding content advisory and program blocking.
Public confirmed substitute part numbers are not available in the provided documentation. Designers should verify pinout and register compatibility if considering alternative vendors for similar Line 21 decoders.
The device uses either the HIN input signal or an external 32.768-kHz crystal connected to the XIN pin to bring the internal voltage-controlled oscillator close to the required operating frequency.
The RREF pin requires an externally connected 10 kOhm ±2% resistor to establish the voltage and current reference levels used throughout the internal circuitry.
Yes, the device can be configured to operate in PAL mode, where it decodes information encoded into VBI Line 22 using the waveform and command structure defined for NTSC Line 21.