ZL30270LDG1S

ZL30270LDG1S

$10.36
  • Description:6-OUTPUT CLOCK GENERATOR (APLL-O
  • Series:-

SKU:cc559336668d Category: Brand:

  
  • Quantity
    • -
    • +
  •    
ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

Product Detailed Parameters

  • Description:6-OUTPUT CLOCK GENERATOR (APLL-O
  • Series:-
  • PLL:Yes
  • Mfr:Microchip Technology
  • Main Purpose:Memory, PCI Express (PCIe), SONET/SDH
  • Input:CMOS, Crystal
  • Output:CMOS, LVDS, LVPECL
  • Number of Circuits:1
  • Ratio - Input:Output:3:06
  • Differential - Input:Output:No/Yes
  • Frequency - Max:750MHz
  • Voltage - Supply:1.71V ~ 1.89V, 3.135V ~ 3.465V
  • Operating Temperature:-40°C ~ 85°C (TA)
  • Mounting Type:Surface Mount
  • Package / Case:48-VFQFN Exposed Pad
  • Supplier Device Package:48-VQFN (7x7)
  • Grade:-
  • Qualification:-

Download product information

ZL30270LDG1S

Overview

The ZL30270LDG1S is a clock generator featuring five output frequency synthesizers in a 48-lead 7 mm x 7 mm VQFN package. It supports any-to-any frequency conversion with outputs ranging from 0.5 Hz to 750 MHz. The device accepts crystal or CMOS inputs and provides up to six differential or twelve single-ended outputs. Key electrical parameters include core supply voltages of 1.8V and 3.3V, and output voltage levels between 1.5V and 3.3V. It achieves typical output jitter of 100 fsRMS at 156.25 MHz.

Feature Summary

  • Five independent low-jitter output frequency synthesizers
  • Supports LVDS, LVPECL, Low-VCM, and CMOS output formats
  • Internal nonvolatile Flash memory for automatic self-configuration
  • Per-output phase adjustment with 1 ps resolution

Applications

  • JESD204B/C/D clock and SYSREF generation
  • PCIe Gen 1 to 5 clock distribution
  • Telecom equipment including PDH, SDH, and OTN systems

Procurement Notes

Verify the specific suffix 'LDG1S' against the manufacturer's official documentation to confirm exact ordering details. Confirm that the 48-lead VQFN package matches the target PCB footprint requirements. Ensure the host interface configuration aligns with the available SPI or I2C options.

Selection Notes

Select this component when five distinct output frequencies are required from a single device. The ZL30270 variant is appropriate for designs needing up to six differential or twelve single-ended outputs. Consider the ZL30271 if ten differential or twenty single-ended outputs are necessary.

Part Context

This part belongs to the ZL30270-ZL30271 family of 6- or 10-output clock generators. The ZL30270 specifically utilizes a 48-lead VQFN package, whereas the ZL30271 uses a 64-lead VQFN package. Both share identical internal synthesizer architectures and feature sets.

Replacement Considerations

Public confirmed substitute part numbers are not available in the provided documentation.

ZL30270LDG1SZL30270LDG1S
$10.36
Buy Now