ZL40272LDG1

ZL40272LDG1

$3.41
  • Description:IC CLK BUFFER 2:12 1.5GHZ 56QFN
  • Series:-

SKU:117392ad8b84 Category: Brand:

  
  • Quantity
    • -
    • +
  •    
ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

Product Detailed Parameters

  • Description:IC CLK BUFFER 2:12 1.5GHZ 56QFN
  • Series:-
  • Package:Tray
  • Mfr:Microchip Technology
  • Type:Fanout Buffer (Distribution)
  • Number of Circuits:1
  • Ratio - Input:Output:2:12
  • Differential - Input:Output:Yes/Yes
  • Input:CML, HCSL, LVCMOS, LVDS, LVPECL, SSTL
  • Output:CML, HCSL, LVCMOS, LVDS, LVPECL, SSTL
  • Frequency - Max:1.5 GHz
  • Voltage - Supply:2.375V ~ 2.625V, 3.135V ~ 3.465V
  • Operating Temperature:-40°C ~ 85°C (TA)
  • Mounting Type:Surface Mount
  • Package / Case:56-VFQFN Exposed Pad
  • Supplier Device Package:56-QFN (8x8)
  • Grade:-
  • Qualification:-

Download product information

ZL40272LDG1

Overview

The ZL40272LDG1 is a low-skew, low additive jitter fanout buffer featuring twelve differential outputs and three inputs. It supports HCSL, LVDS, and LVPECL output formats with individual enable control. The device accepts differential or single-ended signals on two inputs and a crystal or single-ended signal on the third. It operates from 2.5V or 3.3V supplies, supporting clock frequencies up to 1.5 GHz. Additive jitter is specified at 24 fs (12 kHz to 20 MHz at 625 MHz). Maximum output-to-output skew is 50 ps. Control is via I2C or hardware pins.

Feature Summary

  • Twelve differential outputs configurable as HCSL, LVDS, or LVPECL
  • Ultra-low additive jitter of 24 fs (12 kHz to 20 MHz at 625 MHz)
  • 3-to-1 input multiplexer supporting differential, single-ended, and crystal inputs
  • Embedded LDO for superior power supply noise rejection

Applications

  • PCIe Gen1/2/3/4/5/6/7 Clock Distribution
  • Wired Communications: OTN, SONET/SDH, GE, 10 GE, FC, and 10G FC
  • Low Jitter Clock Trees
  • Logic Translation
  • Clock and Data Signal Restoration

Procurement Notes

Verify the datasheet revision DS20006408D against the specific manufacturing lot. Confirm the package marking matches the 56-Lead 8 mm x 8 mm QFN outline. Ensure the ordering suffix LDG1 corresponds to the tray packaging format if required by the assembly process. Check for any associated errata sheets for silicon revisions.

Selection Notes

Select this component when low additive jitter and high output count are required. Verify that the input signal format (LVPECL, HCSL, LVDS, SSTL, CML, LVCMOS) is compatible with the programmable common mode settings. Ensure the application supports the 2.5V or 3.3V VDDO supply requirements for the selected output type.

Part Context

This part belongs to the SmartBuffer family of clock distribution devices. It provides a solution for distributing reference clocks in high-speed serial interfaces. The device integrates an internal crystal oscillator circuit, reducing external component count compared to discrete solutions.

Replacement Considerations

Public confirmed substitute part numbers are not available in the provided documentation.

ZL40272LDG1ZL40272LDG1
$3.41
Buy Now