74AUP1G373GW,125

74AUP1G373GW,125

$0.19
  • Description:IC LATCH D-TYPE 6TSSOP
  • Series:74AUP
  • Mfr:Nexperia USA Inc.
  • Package:Tape & Reel (TR),Cut Tape (CT)

SKU:cfa8cc1bcbdd Category: Brand:

  
  • Quantity
    • -
    • +
  •    
ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

Product Detailed Parameters

  • Description:IC LATCH D-TYPE 6TSSOP
  • Series:74AUP
  • Mfr:Nexperia USA Inc.
  • Package:Tape & Reel (TR),Cut Tape (CT)
  • Logic Type:D-Type Transparent Latch
  • Circuit:1:01
  • Output Type:Tri-State
  • Voltage - Supply:0.8V ~ 3.6V
  • Independent Circuits:1
  • Delay Time - Propagation:2.5ns
  • Current - Output High, Low:4mA, 4mA
  • Operating Temperature:-40°C ~ 125°C
  • Mounting Type:Surface Mount
  • Package / Case:6-TSSOP, SC-88, SOT-363
  • Supplier Device Package:6-TSSOP
  • Grade:-
  • Qualification:-

Download product information

74AUP1G373GW,125

Overview

The Nexperia 74AUP1G373GW,125 is a single D-type transparent latch with 3-state output. It operates within a supply voltage range of 0.8 V to 3.6 V and features Schmitt-trigger inputs for noise immunity. The device includes IOFF circuitry to prevent backflow current during partial power-down. It is housed in a TSSOP6 (SOT363-2) package with six leads. Static power consumption is low, with ICC maximum at 0.9 μA. Propagation delay from data input to output ranges from 1.5 ns to 6.4 ns depending on load capacitance and voltage.

Feature Summary

  • Schmitt-trigger action at all inputs provides tolerance for slower rise and fall times.
  • IOFF circuitry disables outputs to prevent damaging backflow current when powered down.
  • High noise immunity with overvoltage tolerant inputs up to 3.6 V.
  • Complies with JEDEC standards across the entire operating voltage range.

Applications

  • Partial power-down applications requiring isolation of powered-off devices.
  • Data storage and buffering in low-voltage digital systems.
  • Signal latching in portable battery-operated equipment.

Procurement Notes

Verify the specific ordering suffix matches the required package type and temperature range. Confirm RoHS compliance status through official manufacturer channels. Ensure the component version aligns with the latest product data sheet revision to avoid discrepancies in electrical characteristics or pinout definitions.

Selection Notes

Select this component for designs requiring a single latch with 3-state control in minimal space. The wide supply voltage range supports various logic families. Consider the TSSOP6 package dimensions for PCB layout constraints. Verify that the input transition rates do not exceed specified limits for optimal performance.

Part Context

This part belongs to the 74AUP series of low-power CMOS logic devices. It is functionally similar to other D-type latches but optimized for ultra-low voltage operation. The GW suffix indicates the TSSOP6 plastic thin shrink small outline package variant suitable for surface mount assembly.

Replacement Considerations

Check for direct replacements within the 74AUP family such as the 74AUP1G374 if flip-flop functionality is needed instead of a latch. Verify pin compatibility and electrical specifications before substituting with other manufacturers' equivalents.

74AUP1G373GW,12574AUP1G373GW,125
$0.19
Buy Now