Field Programmable Gate Array A1010B-2PLG68I product image

A1010B-2PLG68I

  • Description:IC FPGA 57 I/O 68PLCC
  • Series:ACT™ 1

SKU:f620bcc55b2c Category: Brand:

ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

A1010B-2PLG68I is listed in the Field Programmable Gate Array range at ChipApex. The manufacturer field lists Microsemi Corporation. Its product description is IC FPGA 57 I/O 68PLCC. Review the specifications below when checking this part for your BOM.

Field Programmable Gate Array specifications for A1010B-2PLG68I

  • Description:IC FPGA 57 I/O 68PLCC
  • Series:ACT™ 1
  • Mfr:Microsemi Corporation
  • Package:Tray
  • Number of LABs/CLBs:295
  • Number of Logic Elements/Cells:-
  • Total RAM Bits:-
  • Number of I/O:57
  • Voltage - Supply:4.5V ~ 5.5V
  • Mounting Type:Surface Mount
  • Operating Temperature:-40°C ~ 85°C (TA)
  • Package / Case:68-LCC (J-Lead)
  • Supplier Device Package:68-PLCC (24.23x24.23)
  • Number of Gates:1200

Field Programmable Gate Array datasheet and documents for A1010B-2PLG68I

A1010B-2PLG68I

Field Programmable Gate Array Overview

The A1010B-2PLG68I is a field-programmable gate array (FPGA) from the ACT™ 1 series, manufactured by Microsemi Corporation. It features 1200 gate array equivalent gates and 295 programmable logic modules. The device operates within an industrial temperature range of -40°C to +85°C and utilizes a 68-pin plastic leaded chip carrier package. Key electrical specifications include a supply voltage range of 4.5V to 5.5V for the 5V family, with maximum data rates reaching 75 MHz. It supports up to 57 user I/Os and includes two in-circuit diagnostic probe pins.

Field Programmable Gate Array Feature Summary

  • Utilizes PLICE antifuse technology for nonvolatile, instant-turnaround programming without volatile memory requirements.
  • Integrates two independent diagnostic probe pins enabling real-time observation of internal signals during operation.
  • Features a built-in high-speed clock distribution network with hardwired routing to minimize skew.
  • Supports automatic place and route design implementation through compatible CAE systems.

Field Programmable Gate Array Applications

  • Replacing multiple TTL or PAL packages in legacy digital logic designs
  • Prototyping complex gate array circuits with high utilization rates
  • Systems requiring on-chip debugging and signal analysis capabilities

Field Programmable Gate Array Procurement Notes

Verify component authenticity through authorized distributors or direct manufacturer channels. Confirm that the specific ordering suffix matches the required speed grade and application temperature range. Ensure compliance with relevant export control classifications and environmental standards prior to acquisition.

Field Programmable Gate Array Selection Notes

Select this model when 1200 gate capacity and 57 I/Os are sufficient for the target design. The '2' speed grade offers approximately 25% faster performance than standard speed variants. Choose this package only if the board layout accommodates the 68-pin plastic leaded chip carrier form factor.

Field Programmable Gate Array Part Context

This component belongs to the ACT™ 1 FPGA family, which employs 1.0 micron CMOS technology. The family includes variants such as A1020B for higher density and A10V10B for 3.3V operation. These devices share common architectural features including the PLICE antifuse process and diagnostic probe capabilities.

Field Programmable Gate Array Replacement Considerations

Direct functional replacements within the same package and pinout may include other ACT 1 series devices like the A1010B-1PLG68I or A1010B-3PLG68I, depending on required speed grades. Verify compatibility with existing design tools and programming hardware before substitution.

Field Programmable Gate Array FAQ

What is the function of the MODE pin?

The MODE pin controls multifunction pins such as DCLK and SDI. When HIGH, special functions are active; when LOW, these pins function as general I/O.

How does the ACT 1 architecture handle interconnect delays?

It uses patented PLICE antifuses with low resistance and capacitance. The architecture limits antifuses per path to a maximum of four, ensuring tight fanout delay distributions.

Can unused I/O pins be left floating?

No, unused I/O pins are automatically driven LOW by the ALS software to prevent undefined states and excessive current draw.

A1010B-2PLG68IA1010B-2PLG68I

Click on the inquiry