— IC芯片 | 连接器 | 传感器 | 被动器件 —
Product Detailed Parameters
- Description:IC CLOCK GENERATOR 40LFCSP
- Series:-
- Package:Tape & Reel (TR)
- Mfr:Analog Devices Inc.
- PLL:Yes
- Input:Crystal
- Output:CMOS, LVDS, LVPECL
- Number of Circuits:1
- Ratio - Input:Output:1:10
- Differential - Input:Output:No/Yes
- Frequency - Max:156.25MHz
- Divider/Multiplier:Yes/No
- Voltage - Supply:2.97V ~ 3.63V
- Operating Temperature:-40°C ~ 85°C
- Mounting Type:Surface Mount
- Package / Case:40-WFQFN Exposed Pad, CSP
- Supplier Device Package:40-LFCSP-WQ (6x6)
- Type:Clock Generator, Fanout Distribution, Multiplexer
- Grade:-
- Qualification:-
Download product information
Overview
The AD9571ACPZLVD-R7 is an Ethernet clock generator featuring a fully integrated VCO/PLL core optimized for line card applications. It provides ten clock outputs: one LVDS pair at 156.25 MHz, two LVDS pairs at 100 MHz or 125 MHz (configurable via strapping), one CMOS output at 33.33 MHz, and six CMOS outputs at 25 MHz. The device operates on a single 3.3 V supply with power dissipation of 0.48 W (LVDS) or 0.69 W (LVPECL). It achieves 0.17 ps rms jitter from 1.875 MHz to 20 MHz at 156.25 MHz. Packaged in a 40-lead LFCSP, it supports input frequencies up to 25 MHz.
Feature Summary
- Integrated integer-N PLL with factory-programmed divide ratios for 156.25 MHz, 125 MHz, 100 MHz, and 33.33 MHz.
- Low phase noise performance: -120 dBc/Hz at 1 kHz offset for 156.25 MHz LVDS output.
- Configurable differential outputs (LVDS/LVPECL) selected by FREQSEL pin strapping.
- Includes internal loop filter and crystal oscillator circuitry, requiring only an external 25 MHz crystal.
Applications
- Ethernet line cards
- Network switches and routers
- SCSI, SATA, and PCI-express systems
Procurement Notes
Verify the R7 suffix indicates reel packaging containing 750 units. Confirm the LVD designation corresponds to the LVDS output format variant. Ensure the component meets RoHS standards as specified in the manufacturer documentation.
Selection Notes
Select this model when low jitter generation for Ethernet PHYs is required without external loop filter components. Choose the LVDS version if differential signaling is preferred over LVPECL to reduce power consumption. Verify that the 25 MHz reference input matches the system's available clock source.
Part Context
This part belongs to the AD9571 series of clock generators designed specifically for high-performance networking equipment. It serves as a dedicated solution for generating multiple synchronized clock rates from a single reference, simplifying board layout compared to discrete synthesizer designs.
Replacement Considerations
Public confirmed substitute part numbers are not provided in the verified source material.
ChipApex | Global Electronic Components Supplier









