AFS600-1PQ208

AFS600-1PQ208

  • Description:IC FPGA 95 I/O 208QFP
  • Series:Fusion®

SKU:4e5699932314 Category: Brand:

ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

Product Detailed Parameters

  • Description:IC FPGA 95 I/O 208QFP
  • Series:Fusion®
  • Mfr:Microsemi Corporation
  • Package:Tray
  • Number of LABs/CLBs:-
  • Number of Logic Elements/Cells:-
  • Total RAM Bits:110592
  • Number of I/O:95
  • Voltage - Supply:1.425V ~ 1.575V
  • Mounting Type:Surface Mount
  • Operating Temperature:0°C ~ 85°C (TJ)
  • Package / Case:208-BFQFP
  • Supplier Device Package:208-PQFP (28x28)
  • Number of Gates:600000

Download product information

AFS600-1PQ208

Overview

The AFS600-1PQ208 is a Field Programmable Gate Array from the Microsemi Fusion family, featuring 600,000 system gates and 13,824 tiles. It utilizes an advanced 130-nm, 7-layer metal flash-based CMOS process for nonvolatile configuration. The device supports a maximum system performance of 350 MHz with input frequencies ranging from 1.5 to 350 MHz and output frequencies from 0.75 to 350 MHz. It operates on a single 3.3 V power supply with an integrated 1.5 V regulator. The package is a Plastic Quad Flat Pack (PQ) with 208 pins and a 0.5 mm pitch.

Feature Summary

  • Instant On capability due to nonvolatile flash technology that retains program data when powered off.
  • Integrated mixed-signal analog peripherals including a 12-bit ADC with up to 30 scalable channels and high-voltage tolerance.
  • Advanced digital I/O supporting mixed-voltage operation across multiple banks with hot-swappable capabilities.
  • Built-in security features including FlashLock protection and 128-bit AES encryption via JTAG.

Applications

  • Power management systems
  • Smart battery charging applications
  • Clock generation and management circuits
  • Motor control implementations

Procurement Notes

Verify the specific speed grade suffix associated with the PQ208 package variant. Confirm the temperature range classification matches the intended operational environment. Ensure the ordering code includes the correct security license indicator if cryptographic IP implementation is required. Cross-reference the pinout against the official datasheet to confirm compatibility with the target PCB layout.

Selection Notes

Select this component for designs requiring high-density logic combined with analog signal processing in a single chip. Consider the 350 MHz performance limit for timing closure requirements. Evaluate the available embedded memory blocks against storage needs. Verify that the 208-pin package dimensions fit within the mechanical constraints of the enclosure.

Part Context

This part belongs to the Fusion family of mixed-signal FPGAs, which integrates FPGA fabric, flash memory, and analog peripherals. It shares architectural similarities with other Fusion devices like the AFS250 and AFS1500 but offers higher gate density. The PQ208 package provides a compact solution for applications where board space is limited compared to larger BGA packages.

Replacement Considerations

Pin-compatible alternatives within the Fusion family include the AFS250-PQ208 and M1AFS600-PQ208. These variants offer different logic densities or embedded processor cores while maintaining the same physical footprint and pin assignments.

AFS600-1PQ208AFS600-1PQ208

Click on the inquiry