SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The AT94K10AL-25DQI is a monolithic Field Programmable System Level Integrated Circuit (FPSLIC) combining an Atmel AT40K SRAM-based FPGA with an embedded high-performance RISC AVR microcontroller core. It features 10,000 usable FPGA gates, 576 core cells, and 4,096 bits of distributed FPGA SRAM. The device includes up to 32 Kbytes of dynamically allocated instruction and data SRAM shared between the cores. Operating at a maximum frequency of 25 MHz with a supply voltage range of 3.0V to 3.6V, it utilizes a 0.35µm CMOS process. Key peripherals include two UARTs, a 2-wire serial interface, and JTAG ICE support for on-chip debugging.
Verify the specific ordering suffix DQI against current Microchip Technology documentation to confirm package type and temperature grade. Confirm RoHS compliance status through official datasheets or component test reports. Check for any product lifecycle notices such as obsolescence or last-time-buy dates directly from the manufacturer's official channels before procurement planning.
Select this FPSLIC when system design requires tight coupling between programmable logic and microcontroller processing. Ensure the PCB layout supports split power supplies for VCC and VCCIO as recommended by the manufacturer. Verify that the required I/O voltage levels are compatible with the 3.3V PCI-compliant FPGA structure and that the available SRAM partitions meet the specific program and data memory allocation needs.
This component belongs to the AT94KAL Series FPSLIC family, which integrates Atmel's AT40K FPGA technology with AVR microcontrollers. The series includes variants with 5K, 10K, and 40K gate counts. The AT94K10AL specifically offers a balance of logic density and memory resources, fabricated on a 0.35µm five-layer metal CMOS process optimized for high performance and low power consumption in portable electronics.
Direct pin-to-pin replacements within the same package footprint may be found among other AT94KAL series devices like the AT94K05AL or AT94K40AL, provided gate count and SRAM requirements align. Verify compatibility with existing configuration EEPROMs such as the ATFS10 if ISP programming is utilized.