SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The AT94S10AL-25DGC is a Secure Field Programmable System Level Integrated Circuit (FPSLIC) combining an AT40K SRAM-based FPGA with an 8-bit AVR microcontroller and secure configuration EEPROM. It features 10,000 FPGA gates, up to 32 Kbytes of instruction SRAM, and up to 16 Kbytes of data SRAM. The device operates at a maximum clock frequency of 25 MHz with a supply voltage range of 3.0 V to 3.6 V. It includes 144 programmable I/O lines, two UARTs, and supports In-System Programming (ISP) with security protection.
Verify the specific suffix 'DGC' corresponds to the 256-pin CABGA package and commercial temperature range (0°C to 70°C) as listed in the datasheet table. Confirm that the '25' designation aligns with the 25 MHz speed grade. Ensure sourcing from authorized distributors for genuine Microchip/Atmel components due to the legacy status of the FPSLIC family.
Select this model when 10,000 FPGA gates are sufficient for the design logic. Compare against AT94S05AL for lower gate counts or AT94S40AL for higher capacity. Ensure the system requires the integrated AVR core for control tasks rather than a separate MCU. Verify that the 3.3V PCI-compliant I/O structure meets the interface voltage requirements of the target application.
The AT94S series belongs to the Secure FPSLIC family, merging Atmel's AT40K FPGA technology with AVR microcontrollers and AT17 Series EEPROM. This integration allows for dynamic reconfiguration and cache-like performance. The AT94S10AL specifically targets designs needing moderate FPGA resources with embedded processing capabilities.
No direct public substitute part numbers are confirmed in the provided documentation. The AT94S05AL and AT94S40AL are related family members with different gate counts but similar architectures. Designers should evaluate if the gate count differences meet their specific logic requirements.