DS1004Z-2+T

DS1004Z-2+T

$6.45
  • Description:IC DELAY LINE 5TAP 13NS 8SOIC
  • Series:-

SKU:a3f06b771ca7 Category: Brand:

  
  • Quantity
    • -
    • +
  •    
ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

Product Detailed Parameters

  • Description:IC DELAY LINE 5TAP 13NS 8SOIC
  • Series:-
  • Package:Tape & Reel (TR)
  • Mfr:Analog Devices Inc./Maxim Integrated
  • Function:Nonprogrammable
  • Delay to 1st Tap:5ns
  • Tap Increment:2 ns
  • Available Total Delays:13ns
  • Number of Independent Delays:1
  • Voltage - Supply:4.75V ~ 5.25V
  • Operating Temperature:0°C ~ 70°C
  • Mounting Type:Surface Mount
  • Package / Case:8-SOIC (0.154", 3.90mm Width)
  • Supplier Device Package:8-SOIC
  • Number of Taps/Steps:5

Download product information

DS1004Z-2+T

Overview

The DS1004Z-2+T is a five-tap all-silicon delay line housed in an 8-pin SOIC package. It provides precise tap-to-tap nominal delays of 2 ns with tolerances of ±0.75 ns at +25°C and ±1.5 ns over the operating temperature range of 0°C to +70°C. The input-to-Tap 1 delay is nominally 5 ns, with a total tolerance of ±3.0 ns across voltage and temperature variations. Operating from a single +5V supply, it draws up to 75 mA and supports frequencies up to 36.76 MHz. Outputs drive up to 10 LS loads.

Feature Summary

  • Provides five equally delayed clock phases per input signal
  • Maintains input symmetry through precise leading and trailing edge accuracies
  • Features CMOS design architecture compatible with TTL logic levels
  • Offers inherent reliability as an all-silicon timing circuit solution

Applications

  • Clock distribution networks requiring multiple phase offsets
  • Timing alignment in high-speed digital systems
  • Pulse width modulation circuits needing precise delay steps

Procurement Notes

Verify the component matches the specific + suffix for lead-free compliance and Z suffix for SOIC packaging. Confirm the -2 designation corresponds to the 2 ns tap-to-tap delay specification. Ensure the source document explicitly lists this exact part number variant to avoid confusion with other delay values in the family.

Selection Notes

Select this device when a fixed 2 ns incremental delay between taps is required within a standard 8-pin footprint. Consider the ±1.5 ns tolerance over temperature if tighter precision is needed, or explore the Late Package Program for non-standard values. Verify that the 75 mA active current draw fits the system power budget.

Part Context

This component belongs to the DS1004 family of high-speed silicon delay lines manufactured by Dallas Semiconductor, now part of Analog Devices Inc./Maxim Integrated. The family includes variants with 2, 3, 4, or 5 ns tap-to-tap delays, available in both DIP and SOIC packages.

Replacement Considerations

Direct substitutes include DS1004M-2 (DIP package) for pin-compatible board revisions. Other family members like DS1004Z-3 or DS1004Z-4 offer different delay increments but share the same package and electrical interface.

DS1004Z-2+TDS1004Z-2+T
$6.45
Buy Now