SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The DS1004Z-3 is a five-tap all-silicon delay line manufactured by Analog Devices Inc. (formerly Maxim Integrated/Dallas Semiconductor). It provides precise delayed clock phases within an 8-pin SOIC package. The device features a nominal tap-to-tap delay of 1.5 ns with tolerances of ±0.75 ns at +25°C and ±1.5 ns over temperature and voltage variations. Input-to-Tap 1 delay is nominally 5 ns. It operates on a single +5V supply, drawing up to 75 mA active current, and supports frequencies up to 36.76 MHz.
Verify the specific suffix 'Z' confirms the 150-mil 8-pin SOIC package variant. Confirm RoHS compliance status as original datasheets may indicate non-compliance depending on manufacturing date. Ensure the operating environment stays within the specified 0°C to +70°C range for guaranteed electrical parameters.
Select this part when a fixed 1.5 ns tap-to-tap delay is required. Compare against DS1004Z-2, -4, or -5 if different nominal delays are needed. Verify that the 5 ns minimum input-to-tap 1 delay fits the system timing budget. Consider the 8-pin footprint constraints compared to the DIP option.
This component belongs to the DS1004 family of silicon delay lines. The 'Z' suffix designates the surface-mount SOIC package, while 'M' denotes the DIP version. The '-3' suffix specifies the 1.5 ns tap spacing configuration. These devices were originally produced by Dallas Semiconductor before its acquisition by Maxim Integrated.
DS1004Z-2 offers 1.5 ns delay but different cumulative tap values. DS1004Z-4 and DS1004Z-5 provide 1.5 ns tap spacing with different absolute delays. DS1004M variants offer identical electrical performance in a DIP package.