DS1005M-60+

DS1005M-60+

$3.37
  • Description:IC DELAY LINE 5TAP 60NS 8DIP
  • Series:-

SKU:96a0ef935712 Category: Brand:

  
  • Quantity
    • -
    • +
  •    
ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

Product Detailed Parameters

  • Description:IC DELAY LINE 5TAP 60NS 8DIP
  • Series:-
  • Package:Tube
  • Mfr:Analog Devices Inc./Maxim Integrated
  • Function:Nonprogrammable
  • Delay to 1st Tap:12ns
  • Tap Increment:12 ns
  • Available Total Delays:60ns
  • Number of Independent Delays:1
  • Voltage - Supply:4.75V ~ 5.25V
  • Operating Temperature:0°C ~ 70°C
  • Mounting Type:Through Hole
  • Package / Case:8-DIP (0.300", 7.62mm)
  • Supplier Device Package:8-PDIP
  • Number of Taps/Steps:5

Download product information

DS1005M-60+

Overview

The DS1005M-60+ is a five-tap silicon delay line manufactured by Analog Devices Inc. (formerly Maxim Integrated). It provides equally spaced output taps with delays ranging from 12 ns to 60 ns, corresponding to the -60 suffix. The device operates on a single 4.75 V to 5.25 V supply and features TTL/CMOS compatibility. It utilizes low-power CMOS technology and offers high accuracy with a tolerance of ±2 ns or ±3%, whichever is greater. The component is housed in an 8-pin DIP package.

Feature Summary

  • Provides five equally spaced time-delayed outputs derived from a single input signal
  • Ensures precise timing stability across specified temperature and voltage variations
  • Maintains accurate leading and trailing edge transitions for both logic states
  • Supports standard through-hole mounting configurations

Applications

  • Timing synchronization circuits requiring fixed propagation delays
  • Pulse shaping and waveform generation systems
  • Digital logic interface timing adjustments

Procurement Notes

Verify the specific manufacturer origin, as the product history involves Dallas Semiconductor and Maxim Integrated before acquisition by Analog Devices. Confirm that the 8-pin DIP package matches the mechanical requirements of the target PCB footprint. Ensure the operating environment remains within the 0°C to +70°C range to maintain specified delay tolerances.

Selection Notes

Select this component when a fixed, multi-tap delay profile is required without external programming. Compare the 60 ns maximum delay against other dash numbers if longer timing intervals are needed. Verify that the load driving capability meets the requirements of the subsequent logic stages, as each tap can drive up to ten 74LS loads.

Part Context

This part belongs to the DS1005 family of all-silicon delay lines, which replaces older hybrid technologies. The family includes variants with different delay values indicated by the dash number suffix. The M suffix specifically denotes the 8-pin DIP package option, distinct from the 14-pin DIP or 16-pin SOIC packages available in the same series.

Replacement Considerations

Direct pin-compatible replacements include other members of the DS1005 family with different delay values, such as DS1005-75 or DS1005-100, provided the timing specifications align with the circuit design.

DS1005M-60+DS1005M-60+
$3.37
Buy Now