SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
DS2165Q is listed in the Digital Signal Processor Dsp range at ChipApex. The manufacturer field lists Analog Devices Inc./Maxim Integrated. Its product description is IC PROC ADPCM 16/24/32K 28-PLCC. Review the specifications below when checking this part for your BOM.
The DS2165Q is a dedicated digital-signal-processing (DSP) chip optimized for adaptive-differential pulse-code modulation (ADPCM) speech compression. It compresses/expands 64kbps PCM voice to/from 32kbps, 24kbps, or 16kbps rates. The device features dual fully independent channels supporting two expansions, two compressions, or one of each. It includes a high-performance 10 MIPS DSP engine and interfaces directly to serial TDM backplanes. Input-to-output delay is less than 375µs. It operates on a single +5V supply with low-power CMOS technology.
Verify the specific voltage variant required; the standard DS2165Q operates at +5V, while the DS2165QL variant supports 3V operation. Confirm package availability in 28-pin PLCC. Check for any known errata associated with specific manufacturing revisions via official manufacturer documentation before finalizing procurement specifications.
Select the DS2165Q if a host processor is unavailable, as it supports a hardware mode where control bits are mapped to external pins. Choose the software mode if dynamic algorithm switching or complex time-slot assignment is required via a serial port. Ensure the system provides a stable 10MHz master clock for the DSP engine. Verify compatibility with A-law or µ-law data formats based on network requirements.
The DS2165Q belongs to the ADPCM processor family from Analog Devices/Maxim Integrated. It is designed to work in conjunction with codec/filter devices such as the TP305X, ETC505X, MC1455XX, TCM29CXX, and HD44238C. The component serves as a bridge between PCM voice data and compressed ADPCM streams in telecom infrastructure.
No public confirmed substitute part numbers are documented in the provided source material.
It automatically switches from the 32kbps algorithm to the 24kbps algorithm upon detecting a double-wide frame-sync pulse, allowing signaling data insertion into the LSB bit position.
The total delay from PCM sample capture to output is always less than 375µs across all three compression algorithms.
Yes, in software mode, the user can switch between the three available algorithms on-the-fly by updating the control register before the next input sample arrives.
Explore related parts through Embedded, Integrated Circuits (ICs), all product categories, ChipApex homepage.