EP20K100EBC356-1

EP20K100EBC356-1

  • Description:IC FPGA 246 I/O 356BGA
  • Series:APEX-20KE®

SKU:ef1c1ac92a22 Category: Brand:

ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

Product Detailed Parameters

  • Description:IC FPGA 246 I/O 356BGA
  • Series:APEX-20KE®
  • Mfr:Altera
  • Package:Tray
  • Number of LABs/CLBs:416
  • Number of Logic Elements/Cells:4160
  • Total RAM Bits:53248
  • Number of I/O:246
  • Voltage - Supply:1.71V ~ 1.89V
  • Mounting Type:Surface Mount
  • Operating Temperature:0°C ~ 85°C (TJ)
  • Package / Case:356-LBGA
  • Supplier Device Package:356-BGA (35x35)
  • Number of Gates:263000

Download product information

EP20K100EBC356-1

Overview

The EP20K100EBC356-1 is an APEX 20KE programmable logic device featuring the MultiCore architecture, which integrates look-up table (LUT) logic, product-term logic, and embedded system blocks (ESBs). It provides 4,160 logic elements, 416 macrocells, and 53,248 maximum RAM bits. The device operates at a 2.5 V internal supply voltage with MultiVolt I/O support for 1.8 V, 2.5 V, 3.3 V, and 5.0 V levels. It includes four phase-locked loops, up to eight global clock signals, and supports LVDS performance up to 840 Mbits per channel. The component is housed in a 356-pin BGA package.

Feature Summary

  • MultiCore architecture combining LUT logic, product-term logic, and embedded memory
  • 4,160 logic elements and 416 product-term-based macrocells
  • 53,248 maximum RAM bits implemented via Embedded System Blocks (ESBs)
  • Four phase-locked loops (PLLs) with ClockLock and ClockBoost features

Applications

  • System-on-a-programmable-chip (SOPC) integration
  • High-speed external memory interfaces including DDR SDRAM and ZBT SRAM
  • PCI Local Bus Specification Revision 2.2 compliant designs
  • Digital signal processing (DSP) and register-intensive functions

Procurement Notes

Verify the specific speed grade suffix associated with the -1 designation against official Altera documentation to confirm timing characteristics. Confirm that the BC356 package corresponds to the standard 356-pin BGA form factor detailed in the datasheet. Ensure compatibility with the Quartus II development system for configuration and synthesis.

Selection Notes

Select this device for designs requiring high-density logic combined with significant embedded memory resources. The APEX 20KE variant offers enhanced I/O standards such as LVDS, PCI-X, and SSTL compared to the base APEX 20K series. Consider the 2.5 V core voltage requirement and the availability of MultiVolt I/O capabilities for interfacing with diverse peripheral devices.

Part Context

This component belongs to the APEX 20KE family, a superset of the original APEX 20K devices. The 'E' suffix indicates support for advanced features like CAM, additional global clocks, and extended I/O standards. The EP20K100E specifically offers 4,160 LEs and 53,248 RAM bits, positioning it between the EP20K60E and EP20K160E in terms of capacity within the 356-pin BGA package options.

Replacement Considerations

Public confirmed substitute part numbers are not available in the provided source material.

EP20K100EBC356-1EP20K100EBC356-1

Click on the inquiry