EP20K160ETI144-3

EP20K160ETI144-3

  • Description:IC FPGA 88 I/O 144TQFP
  • Series:APEX-20KE®

SKU:2b50c9a524c6 Category: Brand:

ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

Product Detailed Parameters

  • Description:IC FPGA 88 I/O 144TQFP
  • Series:APEX-20KE®
  • Mfr:Altera
  • Package:Tray
  • Number of LABs/CLBs:640
  • Number of Logic Elements/Cells:6400
  • Total RAM Bits:81920
  • Number of I/O:88
  • Voltage - Supply:1.71V ~ 1.89V
  • Mounting Type:Surface Mount
  • Operating Temperature:-40°C ~ 100°C (TJ)
  • Package / Case:144-LQFP
  • Supplier Device Package:144-TQFP (20x20)
  • Number of Gates:404000

Download product information

EP20K160ETI144-3

Overview

The Altera EP20K160ETI144-3 is a Field Programmable Gate Array (FPGA) belonging to the APEX 20K family. It features a MultiCore architecture integrating Look-Up Table (LUT) logic, product-term logic, and Embedded System Blocks (ESB). The device provides 6,400 Logic Elements (LEs), 81,920 maximum RAM bits, and 640 macrocells. It operates at a supply voltage of 1.8 V with I/O support for multiple voltage levels. The component is housed in a 144-pin Thin Quad Flat Pack (TQFP) package and supports a maximum system frequency of 180 MHz.

Feature Summary

  • MultiCore architecture combining LUT-based logic for register-intensive functions and product-term logic for combinatorial paths.
  • Embedded System Blocks (ESB) supporting FIFO buffers, dual-port RAM, and content-addressable memory (CAM).
  • Flexible clock management with up to four phase-locked loops (PLLs) and ClockLock/ClockBoost features.
  • MultiVolt I/O interface supporting 1.8-V, 2.5-V, 3.3-V, and 5.0-V devices.

Applications

  • System-on-a-programmable-chip (SOPC) integration designs.
  • Complex state machines and combinatorial-intensive logic applications.
  • High-speed arithmetic functions such as adders, counters, and comparators using dedicated carry chains.
  • Interfaces compliant with PCI Local Bus Specification Revision 2.2.

Procurement Notes

Verify the specific suffix 'I' against official documentation to confirm pinout or temperature grade variations. Confirm end-of-life status and availability through authorized distributors. Ensure design tools are compatible with the Quartus II development system for this legacy device family.

Selection Notes

Select this model for designs requiring 6,400 LEs and 1.8-V operation. Compare against EP20K160E variants if 2.5-V supply is preferred. Verify that the TQFP-144 package meets board space constraints. Ensure the design utilizes the FastTrack Interconnect for optimal performance.

Part Context

This part belongs to the APEX 20K series, which was among the first PLDs to incorporate SOPC integration. The EP20K160 variant sits between the EP20K100 and EP20K200 in terms of logic density. The 'E' designation indicates support for advanced I/O standards and lower voltage operation compared to earlier non-E versions.

Replacement Considerations

No direct public substitutes are listed. Consider Intel/Altera Agilex or Stratix families for modern replacements, though architectural differences require significant redesign. Legacy equivalents within the APEX 20K family include EP20K100 or EP20K200 with adjusted resource utilization.

EP20K160ETI144-3EP20K160ETI144-3

Click on the inquiry