MC100EP195BMNG

MC100EP195BMNG

$22.24
  • Description:IC DELAY LINE 1024TAP PROG 32QFN
  • Series:100EP

SKU:eb66a7e17f48 Category: Brand:

  
  • Quantity
    • -
    • +
  •    
ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

Product Detailed Parameters

  • Description:IC DELAY LINE 1024TAP PROG 32QFN
  • Series:100EP
  • Package:Tube
  • Mfr:onsemi
  • Function:Programmable
  • Delay to 1st Tap:2.5ns
  • Tap Increment:10 ps
  • Available Total Delays:2.5ns ~ 13ns
  • Number of Independent Delays:1
  • Voltage - Supply:3V ~ 3.6V
  • Operating Temperature:-40°C ~ 85°C
  • Mounting Type:Surface Mount
  • Package / Case:32-VFQFN Exposed Pad
  • Supplier Device Package:32-QFN (5x5)
  • Number of Taps/Steps:1024
  • Grade:-
  • Qualification:-

Download product information

MC100EP195BMNG

Overview

The MC100EP195BMNG is a programmable delay chip designed for clock deskewing and timing adjustment. It provides variable delay of differential NECL/PECL input transitions with a digitally selectable resolution of approximately 10 ps and a net range up to 10.2 ns. The device features a fixed minimum delay of 2.2 ns, controlled by ten data select inputs (D) and the LEN pin. It supports PECL mode (VCC = 3.0 V to 3.6 V, VEE = 0 V) and NECL mode (VCC = 0 V, VEE = -3.0 V to -3.6 V). Maximum input clock frequency exceeds 1.2 GHz typical. It operates within an ambient temperature range of -40°C to +85°C and is housed in a QFN-32 package.

Feature Summary

  • Programmable delay matrix using gates and multiplexers for precise timing adjustments
  • Supports cascading multiple units via D10 control pins to extend programmable range
  • Accepts LVPECL, LVNECL, and LVDS level signals on differential inputs
  • Includes internal ECL reference voltage output (VBB) for single-ended input conditions

Applications

  • Multiple channel deskewing in high-speed systems to eliminate timing skews
  • Measuring unknown high-speed device delays using precision fine-tuning
  • Clock distribution networks requiring adjustable propagation delay

Procurement Notes

Verify component authenticity through authorized distributors or direct manufacturer channels. Confirm RoHS compliance status and moisture sensitivity level prior to soldering. Ensure proper handling procedures are followed due to surface mount packaging requirements.

Selection Notes

Select this component when precise sub-nanosecond delay tuning is required for differential clock signals. Consider cascading capabilities if total delay requirements exceed the single-chip maximum range. Verify power supply configuration matches either PECL or NECL operating modes.

Part Context

This part belongs to the MC100EP195B series of programmable delay chips from onsemi. It is specifically engineered for high-frequency applications where signal integrity and timing alignment are critical. The QFN-32 package offers a compact footprint suitable for dense PCB layouts.

Replacement Considerations

MC100EP196BMNG is a related variant offering additional FTUNE pin functionality for analog fine-tuning. Verify pin compatibility and electrical specifications before substitution.

MC100EP195BMNGMC100EP195BMNG
$22.24
Buy Now