MC100EP196BMNG

MC100EP196BMNG

$13.18
  • Description:IC DELAY LINE 1024TAP PROG 32QFN
  • Series:100EP

SKU:5258b094cd10 Category: Brand:

  
  • Quantity
    • -
    • +
  •    
ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

Product Detailed Parameters

  • Description:IC DELAY LINE 1024TAP PROG 32QFN
  • Series:100EP
  • Package:Bulk,Tube
  • Mfr:onsemi
  • Function:Programmable
  • Delay to 1st Tap:2.5ns
  • Tap Increment:10 ps
  • Available Total Delays:2.5ns ~ 13ns
  • Number of Independent Delays:1
  • Voltage - Supply:3V ~ 3.6V
  • Operating Temperature:-40°C ~ 85°C
  • Mounting Type:Surface Mount
  • Package / Case:32-VFQFN Exposed Pad
  • Supplier Device Package:32-QFN (5x5)
  • Number of Taps/Steps:1024
  • Grade:-
  • Qualification:-

Download product information

MC100EP196BMNG

Overview

The MC100EP196BMNG is a programmable delay chip designed for clock deskewing and timing adjustment. It provides variable delay of differential NECL/PECL input transitions with a digitally selectable resolution of approximately 10 ps and a net range up to 10.4 ns. The device features an FTUNE pin for analog fine-tuning of output delay from 0 to 60 ps. Operating within a supply voltage range of 3.0 V to 3.6 V, it supports a maximum input clock frequency exceeding 1.2 GHz. The component is housed in a QFN-32 package and operates across a temperature range of -40°C to +85°C.

Feature Summary

  • Programmable delay matrix with 10 ps digital increments and analog fine-tuning capability via the FTUNE pin
  • Supports cascading multiple units to extend programmable delay range without external gating
  • Accepts LVPECL, LVNECL, and LVDS signal levels at the IN/IN inputs
  • Configurable data select inputs D[9:0] for LVCMOS, LVTTL, or ECL logic levels

Applications

  • Multi-channel deskewing to eliminate timing skews in high-speed systems
  • Precise measurement of unknown delays in high-speed devices using EP31 flip-flops
  • Timing adjustment in differential clock distribution networks

Procurement Notes

Verify the specific ordering suffix MN corresponds to the QFN-32 package configuration. Confirm that the procurement source provides the official onsemi datasheet MC100EP196B/D for technical validation. Ensure compliance with RoHS directives as indicated by the Pb-Free designation in the product documentation.

Selection Notes

Select this component when precise sub-nanosecond delay adjustments are required for differential signals. Consider the FTUNE pin requirement if analog fine-tuning beyond the 10 ps digital steps is necessary. Evaluate the cascading architecture if the total delay range exceeds the single-chip limit of approximately 10.4 ns.

Part Context

This device belongs to the MC100EP196B series, which includes variants such as the MC100EP196AMNG. The BMNG suffix specifically denotes the QFN-32 package variant. It shares architectural similarities with the EP195 but adds the FTUNE functionality for enhanced tunability.

Replacement Considerations

Public confirmed substitute part numbers include MC100EP196BFAG.

MC100EP196BMNGMC100EP196BMNG
$13.18
Buy Now