SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The MDB1900ZCQY is a zero delay buffer featuring an integrated programmable PLL, designed for distributing reference clocks in PCIe Gen1/Gen2/Gen3, SAS, SATA, ESI, and Intel QPI systems. It accepts a single HCSL differential input and provides 19 differential HCSL-compatible outputs with a 1:19 ratio. The device operates on a 3.3V or 2.5V supply within the -40°C to +85°C range. Key electrical specifications include cycle-to-cycle jitter under 35ps in PLL mode, output-to-output skew under 35ps, and fixed 0ps input-to-output delay variation of 13ps.
Verify component authenticity through authorized Microchip Technology distributors. Confirm package integrity upon receipt, as the 72-VFQPN exposed pad requires proper grounding for thermal relief. Ensure handling precautions are observed due to ESD sensitivity. Cross-reference ordering suffixes against official documentation to confirm temperature range and shipping format compliance.
Select this component when designing for Intel DB1900Z specification requirements without external feedback path implementation. Choose based on required operating voltage (3.3V or 2.5V) and ambient temperature range (-40°C to +85°C). Consider SMBus addressability if multiple devices share the same segment. Verify compatibility with upstream synthesizers like CK410B+ or CK509B for reference clock generation.
The MDB1900ZCQY belongs to the MDB1900Z series of zero delay buffers originally manufactured by Micrel, now part of Microchip Technology. It serves as a pin-compatible upgrade to earlier derivatives, offering improved phase jitter performance while maintaining compatibility with legacy designs requiring 19-channel fanout capabilities for high-speed serial interfaces.
Public confirmed substitute part numbers are not available in the provided documentation.