SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The NAU8315B31VG is a mono Class-D audio amplifier by Nuvoton Technology Corporation, housed in a 12-ball WLCSP package measuring 1.95mm x 1.18mm. It delivers up to 3.2W output power into a 4Ω load at 5V supply with 10% THD+N, and 1.76W at 4.2V with 1% THD+N. Operating voltage ranges from 2.5V to 5.25V, supporting sampling rates from 8kHz to 96kHz via I2S or PCM interfaces. The device features 80dB PSRR, 91% efficiency, low quiescent current, and click-and-pop suppression of 26µVRMS.
Verify the specific suffix B31VG against the manufacturer's datasheet to confirm the 12-ball WLCSP package variant. Ensure compatibility with the required operating temperature range of -40°C to +85°C. Confirm that the application design accounts for the moisture sensitivity level (MSL 3) and proper PCB layout considerations for thermal management and EMI performance as specified in the official documentation.
Select this component when a compact, filter-free mono amplifier is required for portable devices. The 12-ball WLCSP package offers a small footprint suitable for space-constrained designs. Consider the pin-selectable gain and interface options for system flexibility. Verify that the target application supports the 2.5V to 5.25V supply range and utilizes standard I2S or PCM digital audio inputs.
The NAU8315 series includes variants such as the NAU8315YG (QFN-20) and NAU8315A31VG (9-ball WLCSP). The NAU8315B31VG specifically denotes the 12-ball WLCSP package version. All variants share the same core functionality but differ in physical dimensions and pin configurations. The series is designed for high-efficiency audio amplification in portable consumer electronics.
NAU8315A31VG (9-ball WLCSP), NAU8315YG (QFN-20)
Gain is set via the GAIN input pin using an internal ADC with five decision levels. Configurations include tying the pin to VSS, VDD, floating, or using resistors to select gains ranging from 3dB to 12dB.
The device supports I2S and PCM interfaces. Interface modes are determined by the logic states of the FSL and FSR pins, allowing selection between left channel, right channel, combined, or various PCM timeslots.