SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The PDTA123JS,126 is a PNP resistor-equipped transistor from the NXP PDTA123J series. It integrates bias resistors R1 (2.2 kΩ) and R2 (47 kΩ) to simplify circuit design. The device features a collector-emitter voltage of -50 V and a DC output current of -100 mA. It utilizes the SOT54 (TO-92) plastic through-hole package with three leads. Pin configuration identifies pin 1 as base, pin 2 as collector, and pin 3 as emitter. The component operates within an ambient temperature range of -65 °C to +150 °C.
Verify the specific ordering suffix against the manufacturer's official documentation to confirm the exact package type and manufacturing origin. Ensure that the selected variant matches the required thermal resistance and power dissipation limits for the intended operating conditions. Cross-reference the product status to confirm availability and compliance with current specifications before finalizing procurement decisions.
Select this component when a compact PNP solution with integrated biasing is required for general-purpose applications. The SOT54 package is suitable for through-hole mounting in designs where surface-mount options are not feasible. Consider the built-in resistor ratio of approximately 21 for appropriate base drive requirements. Verify that the maximum ratings align with the system's electrical stress conditions.
This part belongs to the PDTA123J series of PNP resistor-equipped transistors manufactured by NXP Semiconductors. The series includes various package options such as SOT23, SOT323, and SOT883. The PDTA123JS specifically denotes the version housed in the SOT54 (TO-92) leaded package. The series is designed to replace discrete transistor and resistor combinations in standard electronic circuits.
The PDTC123JS is the documented NPN complement within the same series. For direct substitution, verify that the replacement component meets the same electrical characteristics and package dimensions. Consult the manufacturer's latest data sheet for any updates on pin configurations or limiting values.