SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The PDTB123EUF is a PNP Resistor-Equipped Transistor (RET) manufactured by Nexperia, housed in an SOT323 (SC-70) surface-mounted plastic package. It integrates bias resistors to simplify circuit design and reduce component count. Key electrical parameters include a collector-emitter voltage (VCEO) of -50 V, a continuous output current (IO) of -500 mA, and a total power dissipation (Ptot) of 300 mW at 25 °C on a single-sided FR4 PCB. The typical input bias resistor (R1) is 2.2 kΩ with a tolerance of ±10%, while the base-emitter bias resistor (R2) is typically 2.2 kΩ. The device features a minimum DC current gain (hFE) of 40 at IC = -50 mA and VCE = -5 V, and supports junction temperatures up to 175 °C.
Verify the specific ordering suffix 'F' against official Nexperia documentation to confirm tape-and-reel packaging details, as datasheets may list standard reel quantities without explicitly defining the 'F' suffix variation. Ensure compatibility with SOT323 footprint requirements during procurement planning.
Select this component when a compact PNP transistor solution with integrated biasing is required for space-constrained designs. The SOT323 package offers a small form factor suitable for high-density PCB layouts. Consider the ±10% resistor ratio tolerance and the specific R1/R2 values when designing bias networks for precise switching thresholds.
The PDTB123EUF belongs to the PDTB1xxxU series of 50 V, 500 mA PNP resistor-equipped transistors. This family includes variants with different resistor ratios, such as PDTB113EU and PDTB143EU, all sharing the same SOT323 package and general electrical characteristics. The series is designed to replace multiple discrete components with a single surface-mount device.
Direct functional equivalents within the same package and specification range include PDTB123ET (SOT23 package) and PDTB123YU (different resistor ratio). Verify pinout compatibility and thermal performance when substituting with devices from other manufacturers offering similar RET configurations.