SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The SI5315B-C-GMR is a jitter-attenuating clock multiplier utilizing Skyworks DSPLL technology. It accepts dual differential clock inputs from 8 kHz to 644.53 MHz and generates two equal frequency-multiplied outputs within the same range. The device supports ITU-T G.8262 Synchronous Ethernet EEC options 1 and 2, providing ultra-low jitter generation of 0.23 ps RMS (1.875–20 MHz) for the B speed grade. It features programmable output formats including LVPECL, LVDS, CML, and CMOS, selectable loop bandwidths from 60 to 8.4 kHz, and automatic or manual hitless switching between input clocks with holdover capability.
Verify the specific speed grade suffix 'B' in the part number against the datasheet ordering guide to confirm jitter performance specifications. Confirm the package type is 36-QFN and check RoHS compliance status via official manufacturer documentation before procurement.
Select this component for applications requiring synchronization between SONET/PDH and Ethernet domains. Ensure the system power supply matches the required voltage level (1.8 V, 2.5 V, or 3.3 V). Verify that the external driver leakage current is within limits for the three-level control pins or use recommended resistor packs if necessary.
This component belongs to the Si5315 family of synchronous Ethernet and telecom jitter attenuating clock multipliers. It is designed to replace discrete PLL and VCXO solutions by integrating the loop filter and reference oscillator requirements into a single highly integrated chip.
Public confirmed substitute part numbers are not available in the provided source material.