SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The Skyworks SI5334K-B05547-GM is a pin-controlled clock generator utilizing MultiSynth technology to synthesize any frequency on four differential outputs. It supports input frequencies up to 710 MHz and generates outputs up to 350 MHz, with select frequencies reaching 710 MHz. The device features low phase jitter of 0.7 ps RMS typ and zero ppm frequency accuracy. It operates from a core supply voltage of 1.8 V, 2.5 V, or 3.3 V, with independent output driver supplies ranging from 1.5 V to 3.3 V. The component is housed in a 24-lead QFN package.
Verify the specific ordering suffix 'B05547' against official Skyworks documentation to confirm the exact factory-programmed frequency plan. Confirm that the 'GMR' suffix corresponds to the required tape-and-reel packaging format for automated assembly processes.
Select this model when pin control is preferred over I2C interfaces. Ensure the application requires independent output voltage levels between 1.5 V and 3.3 V. Verify that the target frequencies fall within the supported ranges for the desired output signal formats, such as LVDS up to 710 MHz or CMOS up to 200 MHz.
This component belongs to the Si5334 family of pin-controlled quad clock generators. The 'K' variant specifically supports PCI Express compliant spread spectrum modulation. It serves as a high-performance alternative to programmable oscillators, offering flexibility in mixed-voltage environments while maintaining low power consumption typical of the series.
Direct replacements within the same family include other Si5334 variants with different ordering suffixes (e.g., Si5334A/B/C/D/E/F/G/H/J/L/M). Substitution requires matching the pinout and ensuring the replacement part's factory-programmed frequency plan meets the design requirements.
No, the Si5334K is a pin-controlled device. Configuration is handled via hardware pins and factory-programmed non-volatile memory (NVM).
The Si5334 supports LVDS output frequencies up to 710 MHz.
The LOSLOL pin indicates the loss-of-lock and loss-of-signal conditions of the PLL.