SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The Trenz Electronic TE0808-05-9GI21-A is an industrial-grade System-on-Module integrating an AMD Zynq UltraScale+ MPSoC (ZU9EG-2FFVC900). It features 4 GByte DDR4 SDRAM and dual 64 MByte Quad SPI Flash. The module provides up to 204 programmable logic I/Os, including 156 High-Priority and 48 High-Density banks, alongside four GT Transceivers and sixteen GTH transceivers. It utilizes a compact 76 mm x 52 mm form factor with four high-speed board-to-board connectors.
Verify the specific assembly option and temperature grade required for your application environment. Confirm that the baseboard design supports the recommended power supply currents for the low-power, full-power, and programmable logic domains. Ensure compatibility with the Samtec ST5/SS5 connector stacking height specifications before integration.
Select this module when a high-performance MPSoC with extensive I/O resources is needed in a compact footprint. Consider the ZU9 variant for balanced performance and resource availability. Verify that the carrier board can accommodate the required voltage rails and current ratings for the PS and PL domains. Check if the specific speedgrade and package type meet the timing requirements of the target design.
This module belongs to the Trenz Electronic UltraSoM+ family, designed for high-density applications. It leverages the AMD Zynq UltraScale+ architecture to combine ARM Cortex processors with FPGA fabric. The TE0808 series is optimized for industrial environments, offering extended temperature ranges and reliable operation through robust power management and high-speed connectivity solutions.
No direct public substitutes are confirmed. Alternative modules from Trenz Electronic may offer different SoC capacities or I/O counts but require carrier board redesign due to varying pinouts and power requirements. Verify mechanical dimensions and connector compatibility when considering other SOM families.
The DDR4 SDRAM, Quad SPI Flash, and Programmable Clock Generator are not programmed upon delivery. Only the EEPROM contains a factory-programmed MAC address.
GTH transceivers require the GT_DCDC power rail. They are enabled via the EN_GT_L and EN_GT_R signals, which can be controlled independently for left and right sides after the PL domain is powered.
The sequence begins with battery connection, followed by enabling the low-power domain (LP_DCDC), then the full-power domain (DCDCIN), and finally the DDR memory power. GTR transceivers are enabled last within the PS sequence.