TE0808-05-9GI21-A

TE0808-05-9GI21-A

$1,548.33
  • Description:USOM+ MPSOC ZYNQ USCALE FPGA
  • Series:TE0808

SKU:97dcf3a6bb3a Category: Brand:

  
  • Quantity
    • -
    • +
  •    
ChipApex WhatsApp

Consult the customer manager about the wholesale price.

consultation hotline:86-132-6715-2157

email:[email protected]
Contact the product manager for consultation. One-stop consultation is available.


Do you want a lower wholesale price? Please send us your inquiry and we will reply immediately.

Submitting!
Submission successful!
Submission failed!
Email error!
Phone number error!

Product Detailed Parameters

  • Description:USOM+ MPSOC ZYNQ USCALE FPGA
  • Series:TE0808
  • Mfr:Trenz Electronic GmbH
  • Package:Box
  • Module/Board Type:MPU Core
  • Core Processor:Zynq UltraScale+ XCZU9EG-2FFVC900I
  • Co-Processor:-
  • Speed:-
  • Flash Size:128MB
  • RAM Size:4GB
  • Connector Type:B2B
  • Size / Dimension:2.050" L x 2.990" W (52.00mm x 76.00mm)
  • Operating Temperature:-40°C ~ 85°C

Download product information

TE0808-05-9GI21-A

Overview

The Trenz Electronic TE0808-05-9GI21-A is an industrial-grade System-on-Module integrating an AMD Zynq UltraScale+ MPSoC (ZU9EG-2FFVC900). It features 4 GByte DDR4 SDRAM and dual 64 MByte Quad SPI Flash. The module provides up to 204 programmable logic I/Os, including 156 High-Priority and 48 High-Density banks, alongside four GT Transceivers and sixteen GTH transceivers. It utilizes a compact 76 mm x 52 mm form factor with four high-speed board-to-board connectors.

Feature Summary

  • Integrates AMD Zynq UltraScale+ MPSoC with configurable Processing System and Programmable Logic domains
  • Supports independent power sequencing for low-power, full-power, and programmable logic domains
  • Includes onboard EEPROM with factory-programmed MAC address and dedicated clock generators
  • Features rugged board-to-board interconnects supporting high-speed differential signaling

Applications

  • Industrial automation and control systems requiring robust processing
  • High-speed data acquisition and signal processing applications
  • Embedded vision and multimedia processing platforms
  • Telecommunications infrastructure equipment
  • Medical imaging and diagnostic devices

Procurement Notes

Verify the specific assembly option and temperature grade required for your application environment. Confirm that the baseboard design supports the recommended power supply currents for the low-power, full-power, and programmable logic domains. Ensure compatibility with the Samtec ST5/SS5 connector stacking height specifications before integration.

Selection Notes

Select this module when a high-performance MPSoC with extensive I/O resources is needed in a compact footprint. Consider the ZU9 variant for balanced performance and resource availability. Verify that the carrier board can accommodate the required voltage rails and current ratings for the PS and PL domains. Check if the specific speedgrade and package type meet the timing requirements of the target design.

Part Context

This module belongs to the Trenz Electronic UltraSoM+ family, designed for high-density applications. It leverages the AMD Zynq UltraScale+ architecture to combine ARM Cortex processors with FPGA fabric. The TE0808 series is optimized for industrial environments, offering extended temperature ranges and reliable operation through robust power management and high-speed connectivity solutions.

Replacement Considerations

No direct public substitutes are confirmed. Alternative modules from Trenz Electronic may offer different SoC capacities or I/O counts but require carrier board redesign due to varying pinouts and power requirements. Verify mechanical dimensions and connector compatibility when considering other SOM families.

FAQ

What is the initial delivery state of the programmable devices on the TE0808?

The DDR4 SDRAM, Quad SPI Flash, and Programmable Clock Generator are not programmed upon delivery. Only the EEPROM contains a factory-programmed MAC address.

How are the GTH transceivers powered and enabled?

GTH transceivers require the GT_DCDC power rail. They are enabled via the EN_GT_L and EN_GT_R signals, which can be controlled independently for left and right sides after the PL domain is powered.

What is the recommended power-up sequence for the Processing System?

The sequence begins with battery connection, followed by enabling the low-power domain (LP_DCDC), then the full-power domain (DCDCIN), and finally the DDR memory power. GTR transceivers are enabled last within the PS sequence.

TE0808-05-9GI21-ATE0808-05-9GI21-A
$1,548.33
Buy Now