— IC芯片 | 连接器 | 传感器 | 被动器件 —
Product Detailed Parameters
- Description:IC PLL CLOCK GEN 20MHZ 48LFCSP
- Series:-
- Package:Bulk,Tray
- Mfr:Analog Devices Inc.
- PLL:Yes with Bypass
- Input:LVCMOS, LVDS, LVPECL, Crystal
- Output:HCSL, LVCMOS, LVDS, LVPECL
- Number of Circuits:1
- Ratio - Input:Output:2:05
- Differential - Input:Output:Yes/Yes
- Frequency - Max:919MHz
- Divider/Multiplier:Yes/No
- Voltage - Supply:2.375V ~ 3.63V
- Operating Temperature:-25°C ~ 85°C
- Mounting Type:Surface Mount
- Package / Case:48-WFQFN Exposed Pad, CSP
- Supplier Device Package:48-LFCSP (7x7)
- Type:-
- Grade:-
- Qualification:-
Download product information
Overview
The AD9578BCPZ is a dual PLL precision synthesizer designed for jitter attenuation and asynchronous clocking in high-performance telecommunications, networking, data storage, SERDES, and PHY applications. It incorporates two low-jitter PLLs providing any frequency with precision better than 0.1 ppb, each with two separate output dividers for four programmable outputs up to 919 MHz. Typical rms jitter is <410 fs (12 kHz to 20 MHz), achieving as low as 290 fs using integer synthesis. The device supports LVPECL, LVDS, HCSL, and LVCMOS output drivers, operates on 2.5 V or 3.3 V supplies, and features an SPI interface for dynamic reconfiguration.
Feature Summary
- Dual PLL architecture with four independent programmable outputs up to 919 MHz
- Ultralow rms jitter: <300 fs (integer) and <405 fs (fractional) at 12 kHz–20 MHz
- In-circuit programmable output buffers supporting LVPECL, LVDS, HCSL, and LVCMOS
- Numerically controlled oscillator (NCO) capability for dynamic frequency changes via SPI
Applications
- FPGA-based jitter attenuators and low jitter PLLs
- Precision disciplined clocks and clock synthesizers
- Optical networks (OTN/SDH/SONET)
- Broadcast video (3G SDI, HD SDI, SDI)
- Networking and storage (Ethernet/SAS/Fibre Channel)
Procurement Notes
Verify the specific ordering suffix against the manufacturer's current documentation to confirm package type and temperature range. Confirm RoHS compliance status through official datasheets or environmental files provided by Analog Devices. Ensure that any required evaluation boards or FPGA code are sourced directly from the manufacturer's resources.
Selection Notes
Select the AD9578BCPZ when dual independent synthesizers with ultra-low jitter are required. Verify that the target application frequencies fall within the 11.8 MHz to 919 MHz range. Check power supply requirements (2.5 V or 3.3 V) and ensure compatibility with the desired output driver formats (LVPECL, LVDS, HCSL, or LVCMOS). Consider the compact 7 mm × 7 mm LFCSP package constraints for PCB layout.
Part Context
The AD9578 belongs to Analog Devices' family of precision clock synthesizers. It replaces multiple discrete components including large clock ICs, PLLs, fanout buffers, crystal oscillators, and VCXOs. The device integrates factory-programmed default configurations and allows full reprogramming via a fast SPI bus operating up to 100 MHz for write speeds.
Replacement Considerations
Public confirmed substitute part numbers are not available in the provided source material.
ChipApex | Global Electronic Components Supplier








