SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The APTGLQ50TL65T3G is a silicon IGBT power module manufactured by Microchip Technology, housed in an SP3F screw-mount package. It features a three-level inverter configuration with Trench 3 Fast technology. The device supports a maximum collector-emitter voltage of 650 V and a continuous collector current of 50 A at 25°C. Key electrical parameters include a collector-emitter saturation voltage of 1.85 V and a power dissipation rating of 175 W. The module operates within a temperature range of -40°C to +125°C.
Verify the specific suffix 'T3G' against official Microchip documentation to confirm RoHS compliance and tape-and-reel packaging specifications. Ensure the SP3F package dimensions match the target heatsink interface requirements before integration. Cross-reference the datasheet revision history to confirm that no product change notifications affect the pinout or electrical characteristics relative to existing designs.
Select this component when a 650V rated IGBT module is required for three-level inverter architectures. The 50A continuous current rating and 1.85V saturation voltage define the conduction loss profile. Consider the SP3F footprint constraints and the -40°C to +125°C operating range to ensure compatibility with the system's thermal management strategy and environmental conditions.
This part belongs to the Microchip APTGT series of high-power IGBT modules. These components are engineered for robust industrial applications requiring efficient power conversion. The SP3F package provides a compact solution for managing high currents while maintaining reliable thermal performance in demanding environments.
Direct substitutes must maintain the 650V/50A rating, SP3F package, and three-level configuration. Verify pin compatibility and thermal resistance values. Consult Microchip for updated equivalents if discontinuation occurs.
The APTGLQ50TL65T3G utilizes Trench 3 Fast silicon IGBT technology.
The datasheet specifies a three-level inverter configuration; suitability for other topologies requires separate engineering validation.