SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The AT17C128-10JC is a 131,072 x 1-bit serial configuration EEPROM designed for Field Programmable Gate Arrays (FPGAs). It operates at a nominal 5V supply voltage with a commercial temperature range of 0°C to +70°C. The device utilizes a simple serial interface compatible with FPGA Master Serial Mode and supports in-system programming via a 2-wire bus. It features programmable reset polarity, low-power standby mode, and cascading capability for expanded memory configurations.
Verify the specific package type corresponds to the 20-lead PLCC designation indicated by the 'JC' suffix. Confirm that the operating environment remains within the commercial temperature limits of 0°C to +70°C. Ensure the system design accommodates the 5V nominal supply voltage requirements specified for the AT17C series.
Select this component when a cost-effective, non-volatile solution is required for FPGA configuration. It is suitable for designs requiring compatibility with multiple FPGA vendors. Consider the cascading feature if larger configuration memories are needed, though note that the 128K density allows chaining with other 128K or 256K devices.
This part belongs to the AT17 Series of FPGA Configuration EEPROMs, which also includes 64K and 256K densities. The series offers both 5V (AT17C) and 3.3V (AT17LV) variants. The AT17C128 provides a balance between memory capacity and pin count, fitting into standard 20-lead packages like PLCC and SOIC.
The AT17LV128-10JC serves as a lower-voltage alternative operating at 3.3V. Other densities in the family include the AT17C65-10JC and AT17C256-10JC. Cross-vendor equivalents may exist but require verification of electrical characteristics and pin compatibility.