SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The DMC2400UV is a complementary pair enhancement mode MOSFET in an SOT563 package. It integrates one N-channel and one P-channel device. The N-channel Q1 has a drain-source voltage (V_DSS) of 20V, with R_DS(on) max at 0.5Ω for V_GS=4.5V and 0.9Ω for V_GS=1.8V. Max continuous drain current is 1030mA at V_GS=4.5V. The P-channel Q2 has V_DSS of -20V, with R_DS(on) max at 1.0Ω for V_GS=-4.5V and 2.0Ω for V_GS=-1.8V. Max continuous drain current is -700mA at V_GS=-4.5V. Total gate charge is 0.5nC. Power dissipation is 0.45W steady state.
Verify the specific ordering suffix to confirm packaging quantity. Options include DMC2400UV-7 for 3000 units per tape and reel, DMC2400UV-7B for 8000 units with a 2mm pitch, and DMC2400UV-13 for 10000 units. Ensure the selected variant matches the required reel specifications for automated assembly processes.
Select this component for low-voltage power management circuits requiring a compact footprint. The low gate threshold voltage supports operation with low logic-level drivers. Verify that the maximum continuous drain current requirements for both channels are within the specified limits at the intended operating temperature.
This part belongs to Diodes Incorporated's DMC series of complementary MOSFETs. It is designed as a high-efficiency solution for power management applications. The device utilizes silicon technology and is housed in a lead-free SOT563 case material classified as UL 94V-0 flammability rating.
Direct substitutes must match the SOT563 package, 20V/20V voltage ratings, and complementary configuration. Verify pinout compatibility and thermal resistance characteristics before implementation.
The maximum gate-source voltage is ±12V for the N-channel and ±8V for the P-channel.
For automotive applications requiring AEC-Q100/101/200 qualification or PPAP capability, contact Diodes Incorporated directly as standard parts may not meet these specific controls.
The total gate charge is typically 0.5nC for both the N-channel and P-channel devices under specified test conditions.