SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The Vishay Siliconix SI1913EDH-T1-E3 is a dual P-channel MOSFET utilizing TrenchFET technology, housed in a thermally enhanced SC-70 (SOT-363) package. It features a -20 V drain-source voltage rating and supports a continuous drain current of -1.0 A at 25 °C. The device offers low on-state resistance, specified as 0.490 Ω at VGS = -4.5 V and 0.750 Ω at VGS = -2.5 V. Key electrical parameters include a gate threshold voltage ranging from -0.45 V to -1.5 V, a total gate charge of 1.8 nC, and a maximum power dissipation of 0.74 W at 25 °C. The component operates within a junction temperature range of -55 °C to 150 °C.
Verify the specific ordering suffix when sourcing components. The '-E3' suffix indicates lead-free construction compliant with RoHS directives. Confirm availability status directly with authorized distributors or the manufacturer, as production lifecycles may change. Ensure that the required packaging format matches the intended automated assembly process.
Select this component for applications requiring compact dual P-channel switching solutions. Evaluate thermal management requirements against the steady-state junction-to-ambient thermal resistance of 170 °C/W. Verify that the gate drive voltage levels align with the specified RDS(on) thresholds to ensure optimal conduction characteristics during operation.
This part belongs to the Vishay Siliconix Si1913EDH series of dual P-channel MOSFETs. It shares the same die and package specifications as the Si1913DH variant, differing primarily in the manufacturing lot traceability and date code marking codes printed on the component body.
The Si1913DH-T1-E3 serves as a direct functional equivalent with identical electrical characteristics. Verify pinout compatibility and physical dimensions before substitution to ensure seamless integration into existing PCB layouts.
The absolute maximum pulsed drain current (IDM) is specified as -3 A.
Yes, the P-channel configuration allows for high-side switching applications typically driven by standard logic levels.
The typical turn-on delay time (td(on)) is 0.23 µs under standard test conditions.