SEARCH
— IC芯片 | 连接器 | 传感器 | 被动器件 —
The Infineon SIGC12T60NC is a silicon IGBT chip utilizing Non-Punch-Through (NPT) technology, designed for integration into power modules. It features a 600V collector-emitter voltage rating and a die size of 3.5 x 3.5 mm² with a thickness of 100 µm. The device supports a DC collector current of 10A and a pulsed current of 30A at Tj=25°C. Static characteristics include a maximum VCE(sat) of 2.5V at IC=10A and VGE=15V. Dynamic switching parameters measured at Tj=125°C, VCC=300V, and IC=10A show a turn-on delay of 21ns, rise time of 8ns, turn-off delay of 110ns, and fall time of 25ns.
Verify the specific ordering code Q67041-A4688-A001 against the required revision level. Confirm that the sawn-on-foil format matches your assembly equipment capabilities. Ensure storage conditions remain below 6 months in dry nitrogen at 23°C to maintain material integrity before die bonding.
Select this component when designing high-voltage modules requiring robust NPT technology for improved short-circuit ruggedness. The 100µm thickness and positive temperature coefficient are critical for thermal management and current sharing in parallel configurations. Verify compatibility with epoxy or soft solder die bonding processes specified in the mechanical data.
This part belongs to Infineon's discrete IGBT chip portfolio intended for internal manufacturing use within power electronic modules. Unlike packaged components, it serves as a bare die element requiring external wire bonding and substrate attachment. It complements other HV semiconductor solutions by providing a standardized building block for custom module designs.
No public substitute part numbers are documented for this specific bare die configuration. Replacement requires matching the exact die dimensions, metallization stack, and electrical thresholds of the original NPT design.
The datasheet specifies that the collector metallization is suitable for both epoxy and soft solder die bonding.
The Non-Punch-Through technology provides a positive temperature coefficient, which ensures stable current distribution and allows for easy paralleling of chips.